[Git][ghc/ghc][wip/marge_bot_batch_merge_job] 20 commits: cmm: Introduce MO_RelaxedRead

Marge Bot (@marge-bot) gitlab at gitlab.haskell.org
Thu Dec 28 20:32:26 UTC 2023



Marge Bot pushed to branch wip/marge_bot_batch_merge_job at Glasgow Haskell Compiler / GHC


Commits:
46136478 by Ben Gamari at 2023-12-28T15:32:16-05:00
cmm: Introduce MO_RelaxedRead

In hand-written Cmm it can sometimes be necessary to atomically load
from memory deep within an expression (e.g. see the `CHECK_GC` macro).
This MachOp provides a convenient way to do so without breaking the
expression into multiple statements.

- - - - -
dc4cf1f0 by Ben Gamari at 2023-12-28T15:32:16-05:00
codeGen: Use relaxed accesses in ticky bumping

- - - - -
d8a42ba3 by Ben Gamari at 2023-12-28T15:32:16-05:00
base: use atomic write when updating timer manager

- - - - -
9e3fa13c by Ben Gamari at 2023-12-28T15:32:16-05:00
Use relaxed atomics to manipulate TSO status fields

- - - - -
b9be023d by Ben Gamari at 2023-12-28T15:32:16-05:00
rts: Add necessary barriers when manipulating TSO owner

- - - - -
fee9e97d by Ben Gamari at 2023-12-28T15:32:16-05:00
rts: Use `switch` to branch on why_blocked

This is a semantics-preserving refactoring.

- - - - -
f61b2d82 by Ben Gamari at 2023-12-28T15:32:16-05:00
rts: Fix synchronization on thread blocking state

We now use a release barrier whenever we update a thread's blocking
state. This required widening StgTSO.why_blocked as AArch64 does not
support atomic writes on 16-bit values.

- - - - -
b154912f by Ben Gamari at 2023-12-28T15:32:17-05:00
rts: Fix data race in threadPaused

This only affects an assertion in the debug RTS and only needs relaxed
ordering.

- - - - -
446fb9be by Ben Gamari at 2023-12-28T15:32:17-05:00
rts: Fix data race in threadStatus#

- - - - -
66d532fe by Ben Gamari at 2023-12-28T15:32:17-05:00
rts: Fix data race in Interpreter's preemption check

- - - - -
36e24c87 by Ben Gamari at 2023-12-28T15:32:17-05:00
rts/Messages: Fix data race

- - - - -
24d9d47a by Ben Gamari at 2023-12-28T15:32:17-05:00
rts/Prof: Fix data race

- - - - -
e9a97c15 by Ben Gamari at 2023-12-28T15:32:17-05:00
rts: Use relaxed ordering on dirty/clean info tables updates

When changing the dirty/clean state of a mutable object we needn't have
any particular ordering.

- - - - -
427e7310 by Ben Gamari at 2023-12-28T15:32:17-05:00
codeGen: Use relaxed-read in closureInfoPtr

- - - - -
dc7a0eb0 by Ben Gamari at 2023-12-28T15:32:17-05:00
STM: Use acquire loads when possible

Full sequential consistency is not needed here.

- - - - -
94dc5c30 by Ben Gamari at 2023-12-28T15:32:17-05:00
rts: Use fence rather than redundant load

Previously we would use an atomic load to ensure acquire ordering.
However, we now have `ACQUIRE_FENCE_ON`, which allows us to express this
more directly.

- - - - -
a23788e6 by Ben Gamari at 2023-12-28T15:32:17-05:00
rts: Fix data races in profiling timer

- - - - -
8b844a48 by Ben Gamari at 2023-12-28T15:32:17-05:00
Add Note [C11 memory model]

- - - - -
56b284c6 by Ben Gamari at 2023-12-28T15:32:17-05:00
genSym: Reimplement via CAS on 32-bit platforms

Previously the remaining use of the C implementation on 32-bit platforms
resulted in a subtle bug, #24261. This was due to the C object (which
used the RTS's `atomic_inc64` macro) being compiled without `-threaded`
yet later being used in a threaded compiler.

Side-step this issue by using the pure Haskell `genSym` implementation on
all platforms. This required implementing `fetchAddWord64Addr#` in terms
of CAS on 64-bit platforms.

- - - - -
4810a65d by Xiaoyan Ren at 2023-12-28T15:32:21-05:00
Do not color the diagnostic code in error messages (#24172)

- - - - -


30 changed files:

- compiler/GHC/Cmm/Expr.hs
- compiler/GHC/Cmm/Info.hs
- compiler/GHC/Cmm/MachOp.hs
- compiler/GHC/Cmm/Parser.y
- compiler/GHC/Cmm/ThreadSanitizer.hs
- compiler/GHC/CmmToAsm/AArch64/CodeGen.hs
- compiler/GHC/CmmToAsm/PPC/CodeGen.hs
- compiler/GHC/CmmToAsm/Wasm/FromCmm.hs
- compiler/GHC/CmmToAsm/X86/CodeGen.hs
- compiler/GHC/CmmToC.hs
- compiler/GHC/CmmToLlvm/CodeGen.hs
- compiler/GHC/StgToCmm/Ticky.hs
- compiler/GHC/StgToCmm/Utils.hs
- compiler/GHC/Types/Error.hs
- compiler/GHC/Types/Unique/Supply.hs
- compiler/cbits/genSym.c
- compiler/jsbits/genSym.js
- libraries/base/src/GHC/Event/Thread.hs
- rts/Exception.cmm
- rts/HeapStackCheck.cmm
- rts/Interpreter.c
- rts/Messages.c
- rts/PrimOps.cmm
- rts/Proftimer.c
- rts/RaiseAsync.c
- rts/STM.c
- rts/Schedule.c
- rts/StgMiscClosures.cmm
- rts/StgStartup.cmm
- rts/ThreadPaused.c


The diff was not included because it is too large.


View it on GitLab: https://gitlab.haskell.org/ghc/ghc/-/compare/5f012045f637cc49f653456226ae081bdc915aec...4810a65da295cc6dff280b8ceda75ded033799e7

-- 
View it on GitLab: https://gitlab.haskell.org/ghc/ghc/-/compare/5f012045f637cc49f653456226ae081bdc915aec...4810a65da295cc6dff280b8ceda75ded033799e7
You're receiving this email because of your account on gitlab.haskell.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.haskell.org/pipermail/ghc-commits/attachments/20231228/42f9a57b/attachment-0001.html>


More information about the ghc-commits mailing list